Skip to main content

About the role

Annapurna Labs (U.S.) Inc. seeks a Sr. Package Layout Engineer to lead end-to-end physical design of advanced IC packages for next-generation ML and data center ASICs. You will own the package layout from floor planning through tape out and manufacturing release, coordinating with silicon, SI/PI, thermal, and manufacturing teams to meet performance and reliability targets. Responsibilities include overseeing 2.5D/3D-IC packaging, flow planning, DFM, and cross‑level optimization across die,

Matching similar jobs

JOB OVERVIEW

Experience level

Lead

Location

Austin, TX

Occupation

Computer Hardware Engineers

Industry

Semiconductor and Related Device Manufacturing

Posted

11 days ago

Tired of running searches?

Rank the roles you'd take once, and matches like these arrive on their own.

CREATE PROFILE (opens in a new tab)