Skip to main content

About the role

Job Title: Senior Hardware Verification Engineer
Location: Santa Clara, CA
About the Role: We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our solutions
Responsibilities:
  • Collaborate with design and architecture teams to create test plans for highly configurable IPs meant to provide interconnectivity between components across an SOC, chiplet or multi chiplet systems
  • Write UVM/System
  • Verilog code to implement the test plan, checkers and scoreboards
  • Collaborate with software teams to define and implement configurable testbenches
Work with design and DV engineers to implement the test plan, debug failures, close coverage, etc.
Qualifications:
  • BS/MS in Electrical Engineering, Computer Engineering or Computer Science 8+ years and current hands-on experience in block-level/IP-level/SOC-level verification
  • Proficiency in Verilog, System
  • VerilogFamiliarity with industry-standard EDA tools for simulation and debug
  • Deep experience with UVM-based testbenches
  • Experience with modern programming languages like Python
  • Knowledge of ARM AMBA protocols such as AXI, APB, and AHBUnderstanding of ARM CHI protocol is a plus
  • Experience on working with IPs for caches, cache coherency, memory subsystems, interconnects and NOCsExperience with formal verification techniques, emulation platforms is a plus
  • Excellent problem-solving skills and attention to detail
  • Strong communication and collaboration skills

Matching similar jobs

JOB OVERVIEW

Experience level

Lead

Location

San Jose, CA

Occupation

Computer Hardware Engineers

Industry

Computer Systems Design Services

Posted

3 days ago

Tired of running searches?

Rank the roles you'd take once, and matches like these arrive on their own.

CREATE PROFILE (opens in a new tab)