About the role

Samsung Semiconductor, Inc. is seeking a talented Senior/Staff PLL Designer to develop high‑performance PLL and clocking subsystems for RF transceivers, SerDes, and high‑speed I/O. You will design and verify frequency synthesizers and clock generation circuitry in advanced CMOS tech. The role requires extensive hands‑on experience with VCOs, DCOs, phase detectors, and related circuitry, plus strong CAD tool proficiency and layout skills.

Matching similar jobs

JOB OVERVIEW

Experience level

Lead

Location

San Jose, CA

Occupation

Electronics Engineers, Except Computer

Industry

Semiconductor and Related Device Manufacturing

Posted

yesterday

Tired of running searches?

Rank the roles you'd take once, and matches like these arrive on their own.

CREATE PROFILE