SoC Physical Integration Engineer - FPGA/ACAP
amdSan Jose, CA
SoC Physical Integration Engineer - FPGA/ACAP
amdSan Jose, CA
3 days ago
Occupations
Computer Hardware EngineersComputer Systems Engineers/ArchitectsElectronics Engineers, Except ComputerIndustries
Semiconductor and Related Device ManufacturingElectronic Computer ManufacturingComputer Terminal and Other Computer Peripheral Equipment ManufacturingAbout the role
AMD in San Jose, CA is seeking an experienced SoC Physical Integration engineer to drive the tape-out readiness of FPGA/ACAP blocks. You will work with Architecture, CAD, Software, and Product Engineering across geographies to enable robust chip-level integration.
Ideal candidates have FPGA expertise, Verilog, SPICE, and hands-on experience with 2nm/3nm nodes. This on-site role requires strong debugging and cross-functional collaboration across teams.
Matching similar jobs
JOB OVERVIEW
Experience level
Lead
Location
San Jose, CA
Occupation
Computer Hardware Engineers
Industry
Semiconductor and Related Device Manufacturing
Posted
3 days ago
Tired of running searches?
Rank the roles you'd take once, and matches like these arrive on their own.
CREATE PROFILE (opens in a new tab)